



# Shri Phaniswar Nath Renu Engineering College, Araria

(Under Department of Science & Technology Patna, Govt. of Bihar)

Ref. No: **SPNREC/960**  
Room No: **01**

Time Table, SPNREC ARARIA  
5<sup>th</sup> SEM, Electronics & Communication ENGINEERING

Date: **13/12/2023**  
W.E.F: **18.12.2023**

Day	Period 1	Period 2	Period 3	Period 4	Period 5	Period 6
Mon	Linear Integrated Circuit	Digital Signal Processing	Microprocessor & Microcontroller	Linear Control System	Microprocessor & Microcontroller Lab	COI
Tue	Probability & Stochastic Processes	Linear Control System	Digital Signal Processing	Linear Integrated Circuit Lab	Computer Network & Security	EVS
Wed	Linear Integrated Circuit	Digital Signal Processing	GATE	Linear Control System -	Microprocessor & Microcontroller	Computer Network & Security
Thu	Linear Integrated Circuit	Linear Control System	Probability & Stochastic Processes	Microprocessor & Microcontroller	EVS	Computer Network & Security
Fri	Computer Network & Security	GATE	Microprocessor & Microcontroller	Digital Signal Processing Lab	EVS	EVS
Sat	COI	Probability & Stochastic Processes	GATE	Internship & Software Skills		Library

Course Title	Faculty Name
Digital Signal Processing (T+P)	Prof. Priyatan Kumar, Asst Prof. ECE
Linear Integrated Circuit (T+P)	Prof. Amit Ranjan Asst Prof. ECE, Prof. Kumar Vimal Asst Prof. ECE
Microprocessor & Microcontroller (T+P)	Prof. Shahin, Asst Prof. ECE
Constitution of India (COI)	Prof. Kumar Vimal Asst Prof. ECE, Prof. Raj Kumar Sharma Asst Prof. ECE
Environmental Science	Prof. Sritam Yadav, GAP
Linear Control System	Prof. Dharmendra Kumar, Asst Prof. ECE
Probability & Stochastic Processes	Prof. Bikky Kumar, Asst Prof. Math, Dr. Ritesh Kumar Asst. Prof. ECE
Computer Network & Security	Prof. Sritam Yadav, GAP
Internship & Software Skills	Prof. Kumar Vimal, Asst. Prof. ECE

**KV**  
Professor/IC  
Time Table

**Principal**  
SPNREC ARARIA